Staff Engineer Design

Your Role

Candidate will be leading/involved in planning the modelling of analog /hard IP by means of Verilog and system Verilog. He is also expected to take part of development of modelling support pre-silicon validation.

Key responsibilities in your new role:

• Good understanding of modelling technique for Analog Blocks using Verilog and System Verilog.
• Good exposure on digital verifications,
• Ability to interact and work with team member in multiple geography.
• Good exposure to dotlib generation.

Added advantage:

• Exposure to the MSV simulation flow.
• Basic understanding of analog circuits.

Your Profile

Qualifications and skills to help you succeed:

• BS/MS in Electrical Engineering
• Bachelor's - 6 to 11 years’ experience, Master’s - 4 to 10 years’ experience.
• Very good knowledge of Verilog/System Verilog and UVM.
• Should be a good mentor and guide for junior engineers in the team.
• Candidate should have worked on AMS/Digital Block Modelling based RNM modelling.
• Exposure to deployment of automation and formal verification methodologies is a plus.

We are on a journey to create the best Infineon for everyone. This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills. Learn more about our various contact channels. Please let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process. Click here for more information about Diversity & Inclusion at Infineon.